Open AccessDesign and Verification of UART using System Verilog
Author(s) -
R Yamini,
Electronics MTech student,
M. Ramya
Publication year - 2020
Publication title -
international journal of engineering and advanced technology
Language(s) - English
Resource type - Journals
ISSN - 2249-8958
DOI - 10.35940/ijeat.e1135.069520
Subject(s) - universal asynchronous receiver/transmitter , computer science , baud , verilog , fifo (computing and electronics) , synchronous serial communication , computer hardware , serial communication , embedded system , interrupt , serial port , microcontroller , field programmable gate array , transmission (telecommunications) , telecommunications , chip
The main objective of this paper is to design and verify a full duplex UART module using System Verilog (SV). It is a serial communication protocol which provides communication between the systems without using clock signal. It converts parallel data into serial format and transmits the same. Once the data in serial format is received it is converted into parallel format. Designing of UART includes designing of baud rate generator, receiver, transmitter, interrupt and FIFO modules. Verification involves verifying the design by creating verification environment which allows to reuse the testbench and reduces the code complexity. Randomization is used to check the corner conditions which are hard to reach. 100% assertion and 100% functional coverage is achieved. UART operation is simulated using Questasim software.