Open AccessA Novel Low Power 8 Bit Binary Weighted Charge Steering DAC with Integrated Power Supply using CMOS
Author(s) -
Bharathesh Patel N,
Manju Devi
Publication year - 2020
Publication title -
international journal of engineering and advanced technology
Language(s) - English
Resource type - Journals
ISSN - 2249-8958
DOI - 10.35940/ijeat.d6666.049420
Subject(s) - cmos , binary number , computer science , power (physics) , cadence , computer hardware , electronic engineering , electrical engineering , mathematics , engineering , arithmetic , physics , quantum mechanics
the design and implementation of binary weighted charge steering DAC architectures is discussed in this paper. Charge steering DAC were designed and successfully implemented in CMOS 90nm and 180nm technology. For bigger planning contrasts there is an exchange off between powerful number of bits, and equipment cost and basic way. Taking everything into account, an 8 piece two fold weighted accuse directing DAC of coordinated force supply was effectively planned in 90 and 180nm CMOS innovation utilizing Cadence apparatuses. As indicated by the reproduction results, the proposed DAC is exceptionally straight with the most pessimistic scenario DNL of 0.99LSB and INL of 0.008LSB, and furthermore has low force utilization esteem 96.36mW.