Open AccessDesign And Implementation o f Low Power, High Performance 2 4 a nd 4 16 Line Decoders u sing Adiabatic Logic Circuits
Author(s) -
Banda Srikanth,
M. M. Srihari,
D. Praveen Kumar,
Gotam Kumar
Publication year - 2019
Publication title -
international journal of engineering and advanced technology
Language(s) - English
Resource type - Journals
ISSN - 2249-8958
DOI - 10.35940/ijeat.a1179.109119
Subject(s) - adiabatic circuit , cmos , spice , electronic engineering , adiabatic process , logic gate , computer science , very large scale integration , electronic circuit , power–delay product , pass transistor logic , power (physics) , logic family , reduction (mathematics) , logic synthesis , electrical engineering , engineering , mathematics , digital electronics , adder , physics , geometry , quantum mechanics , thermodynamics
In the present emerging field for the research, the reduction of power has become a major design problem in VLSI technology. As the size of the system shrinking gradually it has become the one the prime concerns in the design of decoders. The main purpose of this paper is to minimize the power and delay capabilities comparison with ordinary CMOS design. To avoid power reduction by introducing a different technique. In this paper we are approaching the adiabatic circuit has been introduced. The power dissipation in the adiabatic circuits can be minimized when compared to conventional CMOS logic. The designing of decoders with the adiabatic logic can reduce the power average power by 10.80% and delay by 21%, 23% and 24% at different voltage levels compared to the conventional CMOS. Finally, Spice simulation results show the comparison results between the existing CMOS decoders and the proposed adiabatic logic-based decoders at 32nm technology in all cases.