z-logo
open-access-imgOpen Access
FPGA IMPLEMENTATION OF PRIORITY-ARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
Author(s) -
M Nirmala,
Shylaja
Publication year - 2019
Publication title -
international journal of advanced research in engineering and technology
Language(s) - English
Resource type - Journals
eISSN - 0976-6499
pISSN - 0976-6480
DOI - 10.34218/ijaret.10.2.2019.050
Subject(s) - arbiter , router , field programmable gate array , embedded system , computer science , computer architecture , fpga prototype , parallel computing , computer network

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here