
VHDL Modelling of Low-CostMemory Fault Detection Tester
Author(s) -
Quek Wei Chun,
Pang Wai Leong,
Chan Kah Yoong,
Lee It Ee,
Gwo Chin Chung
Publication year - 2020
Publication title -
journal of engineering technology and applied physics
Language(s) - English
Resource type - Journals
ISSN - 2682-8383
DOI - 10.33093/jetap.2020.2.2.3
Subject(s) - vhdl , semiconductor memory , computer science , fault coverage , fault detection and isolation , fault (geology) , memory refresh , embedded system , computer hardware , computer memory , engineering , field programmable gate array , electronic circuit , electrical engineering , artificial intelligence , seismology , geology , actuator
Memory modules are widely used in varies kind of electronics system design. The capacity of the memory modules has increased rapidly since the past few years in order to satisfy the high demand from the end-users. The memory modules’ manufacturers demand more units of automatic test equipment (ATE)to increase the production rate. However, the existing ATE used in the industry to carry out the memory testing is too costly(at least a million dollars per ATE tester). The low-cost memory testers are urgently needed to increase the production rate of the memory module. This has in spired us to design a low-cost memory tester. A low-cost memory fault detection tester with all the major fault detection algorithms that used in industry is modelled using Very High Speed Integrated Circuit Hardware Description Language (VHDL) in this paper to support the need of the low-cost ATE memory tester. The fault detection algorithms modelled are MATS+ (Modified Algorithm Test Sequence), MATS++, March C, March C-, March X ,March Y, zero-one and checkerboard scan tests. PERL program is used to analyse the simulation results and a log file will be generated at the end of the memory test. Extensive simulation and experimental test results show that the memory tester modelled covers all the memory test algorithms used in the industry. The low-cost memory fault detection tester designed provides the 100% fault detection coverage for all memory defects.