
Checkability of FPGA projects by power-dissipation
Author(s) -
Viktor Antoniuk,
M. O. Drozd,
Oleksandr Drozd,
Leonid Kabak
Publication year - 2018
Language(s) - English
DOI - 10.32836/2521-6643-2018-1-56-5
Subject(s) - reset (finance) , field programmable gate array , electronic circuit , dissipation , computer science , synchronization (alternating current) , power (physics) , digital electronics , line (geometry) , instrumentation (computer programming) , electronic engineering , fault (geology) , electrical engineering , embedded system , engineering , topology (electrical circuits) , mathematics , physics , quantum mechanics , thermodynamics , geometry , seismology , geology , financial economics , economics , operating system