Design and Analysis of a Low-Power 8-Bit 500 KS/S SAR ADC for Bio-Medical Implant Devices
Author(s) -
Ehsan Mazidi
Publication year - 2016
Language(s) - English
Resource type - Dissertations/theses
DOI - 10.31979/etd.tq8n-42kd
Subject(s) - comparator , successive approximation adc , cmos , computer science , sampling (signal processing) , verilog , power consumption , analog to digital converter , electronic engineering , power (physics) , computer hardware , embedded system , electrical engineering , engineering , field programmable gate array , detector , telecommunications , voltage , physics , quantum mechanics
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom