
An Efficient Design Methodology for Complex Sequential Asynchronous Digital Circuits
Author(s) -
Tomasz Chadzynski
Publication year - 2021
Language(s) - English
Resource type - Dissertations/theses
DOI - 10.31979/etd.gy4n-x9sz
Subject(s) - computer science , asynchronous circuit , asynchronous communication , embedded system , computer architecture , digital electronics , register transfer level , distributed computing , computer engineering , logic synthesis , synchronous circuit , logic gate , electronic circuit , jitter , algorithm , engineering , telecommunications , computer network , electrical engineering , clock signal