z-logo
open-access-imgOpen Access
Efficient Layout Design using Transmission Gate in 45nm Technology
Author(s) -
B. Nishant,
Meenakshi Meenakshi,
Rajesh Mehra
Publication year - 2019
Publication title -
international journal of engineering and technical research (ijetr)
Language(s) - Uncategorized
Resource type - Journals
eISSN - 2454-4698
pISSN - 2321-0869
DOI - 10.31873/ijetr.9.3.2019.26
Subject(s) - computer science , transmission (telecommunications) , electronic engineering , computer architecture , engineering , telecommunications

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom