z-logo
open-access-imgOpen Access
Ternary logic to binary bit conversion using multiple input floating gate MOSFETS in 0.5 micron n-well CMOS technology
Author(s) -
Sowmya Subramanian
Publication year - 2005
Language(s) - English
Resource type - Dissertations/theses
DOI - 10.31390/gradschool_theses.86
Subject(s) - cmos , ternary operation , electrical engineering , logic gate , materials science , electronic engineering , optoelectronics , topology (electrical circuits) , physics , computer science , engineering , programming language

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom