z-logo
open-access-imgOpen Access
Third order CMOS decimator design for sigma delta modulators
Author(s) -
Hemalatha Mekala
Publication year - 2022
Language(s) - Uncategorized
Resource type - Dissertations/theses
DOI - 10.31390/gradschool_theses.858
Subject(s) - oversampling , delta sigma modulation , decimation , integrator , electronic engineering , baseband , cmos , filter (signal processing) , electrical engineering , engineering , clock rate , bandwidth (computing) , voltage , telecommunications

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here