z-logo
open-access-imgOpen Access
Design and Implementation of Low Power High Speed Symmetric Decoder Structure for SDR Applications
Author(s) -
Nidhin Sani,
Agath Martin,
Abin John Joseph,
R. Bhagavath Nishanth
Publication year - 2019
Publication title -
international journal of engineering and management research
Language(s) - English
Resource type - Journals
eISSN - 2394-6962
pISSN - 2250-0758
DOI - 10.31033/ijemr.9.6.15
Subject(s) - field programmable gate array , computer science , software defined radio , verilog , embedded system , computer architecture , software , computer hardware , key (lock) , very large scale integration , hardware description language , high level synthesis , operating system , telecommunications

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom