z-logo
open-access-imgOpen Access
Study on Leakage Current Reduction Technique in VLSI Design
Author(s) -
Rafeekun Nisha,
Prashant Dwivedi,
Monica Ramteke
Publication year - 2019
Publication title -
csvtu research journal on engineering and technology
Language(s) - English
Resource type - Journals
ISSN - 0974-8725
DOI - 10.30732/rjet.20190801006
Subject(s) - cmos , leakage (economics) , very large scale integration , leakage power , electronic engineering , dissipation , electrical engineering , electronics , integrated circuit , chip , digital electronics , circuit design , computer science , electronic circuit , engineering , transistor , voltage , physics , economics , macroeconomics , thermodynamics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom