z-logo
open-access-imgOpen Access
Clock Gating Using Energy Efficient Double Edge Triggered Flip Flop For Streaming Applications
Publication year - 2018
Publication title -
international journal of emerging trends in engineering research
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.218
H-Index - 14
ISSN - 2347-3983
DOI - 10.30534/ijeter/2018/01662018
Subject(s) - flip flop , flip , computer science , flops , gating , enhanced data rates for gsm evolution , clock gating , parallel computing , telecommunications , clock signal , psychology , chemistry , neuroscience , clock skew , biochemistry , apoptosis , jitter

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom