z-logo
open-access-imgOpen Access
FPGA Seven-Segment-Display by Using Altera DE2-115 Board with Practice and Implementation
Publication year - 2021
Publication title -
international journal of advanced trends in computer science and engineering
Language(s) - English
Resource type - Journals
ISSN - 2278-3091
DOI - 10.30534/ijatcse/2021/1181032021
Subject(s) - modelsim , verilog , field programmable gate array , computer science , simple (philosophy) , computer hardware , embedded system , lookup table , operating system , vhdl , philosophy , epistemology
This paper presents a simple implementation of Seven-Segment Displays in very simple way by using “Altera DE2-115 Board” to understand the idea for those students who are not in the field of Electrical and computer science field. Seven-Segment Displays are used to display input data on FPGA Device. The main focused of this paper is to implement and practice Seven-Segment Displays by using Verilog file in which we must write code in C++ and execution simulations on innumerable counter designs and implement designs on FPGA device utilizing Seven-Segment Displays and Switches. The control consumption and the delay of unit is predictable using the synthesizer “Quartus Prime” and get simulation result by using “ModelSim”.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here