Open AccessLOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES
Author(s) -
Sandeep Singh,
Neeraj Gupta,
Rashmi Gupta
Publication year - 2020
Publication title -
international journal of engineering technologies and management research
Language(s) - English
Resource type - Journals
ISSN - 2454-1907
DOI - 10.29121/ijetmr.v5.i2.2018.648
Subject(s) - very large scale integration , backup , computer science , power (physics) , ultra low power , dissipation , leakage power , embedded system , electronic circuit , electronic engineering , electrical engineering , engineering , transistor , voltage , power consumption , quantum mechanics , database , thermodynamics , physics
In the present day scenario, designing a circuit with low power has become very important and challenging task. The designing of any processor for portable devices demands low power. This can be achieved by incorporating low power design strategies and rules at various stages of design. To increase the performance of portable devices, the power backup should be taken in consideration, which is extremely desirable from the users prospective. As we approaches towards the sub-micron technology the requirement of low power devices increases significantly. But at the same time leakage current and dynamic power dissipation play a vital role to diminish the performance of portable devices. This paper presents techniques to reduce the power dissipation and various methodologies to increase the speed of device. That is very beneficial for designing of future VLSI circuits.