Simulation Based Evaluation of Bit-Interaction Side-Channel Leakage on RISC-V Processor
Author(s) -
Tamon Asano,
Takeshi Sugawara
Publication year - 2022
Publication title -
epic series in computing
Language(s) - English
Resource type - Conference proceedings
ISSN - 2398-7340
DOI - 10.29007/5wq7
Subject(s) - computer science , side channel attack , information leakage , leakage (economics) , netlist , software , parallel computing , logic simulation , exploit , embedded system , computer hardware , logic gate , cryptography , operating system , algorithm , computer network , computer security , economics , macroeconomics
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom