z-logo
open-access-imgOpen Access
DESIGN AND SIMULATION OF LOW POWER, HIGH GAIN AND HIGH BANDWIDTH CMOS FOLDED CASCODE OTA USING RECYCLING AND gm/ID TECHNIQUE
Author(s) -
. Sudhakar,
AUTHOR_ID,
Imran Khan,
Nupur Mittal,
AUTHOR_ID,
AUTHOR_ID
Publication year - 2021
Publication title -
international research journal of computer science
Language(s) - English
Resource type - Journals
ISSN - 2393-9842
DOI - 10.26562/irjcs.2021.v0803.001
Subject(s) - cascode , operational transconductance amplifier , cmos , transconductance , electronic engineering , amplifier , cascade , electrical engineering , transistor , operational amplifier , computer science , engineering , voltage , chemical engineering
This paper includes the design of Enhanced Recycling folded cascode Operational Transconductance Amplifier (ERFC OTA) in both strong inversion and moderate inversion. The primary motivation for the design is from standard folded cascade (FC) OTA. The biased current sources are not contributing to the Transconductance (Gm) of the OTA in the usual FC OTA. In the Recycling FC OTA, the currents are recycled and the biased current sources are made to contribute to the Gm of the OTA and so the Gm is increased. Gm is further enhanced in Improved RFC OTA by creating one more high impedance dc path to the RFC architecture. The design is implemented in 90 nm UMC CMOS technology.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here