z-logo
open-access-imgOpen Access
A SINGLE BIT ERROR DETECTION AND CORRECTION BASED ON THEMRC AND THE MP TECHNIQUES IN RRNS ARCHITECTURE
Author(s) -
Yaw Afriyie,
Mohammed Ibrahim Daabo
Publication year - 2018
Publication title -
international journal of advanced research in computer science
Language(s) - English
Resource type - Journals
ISSN - 0976-5697
DOI - 10.26483/ijarcs.v9i3.6113
Subject(s) - computer science , adder , error detection and correction , architecture , speedup , computer hardware , scheme (mathematics) , residue number system , parallel computing , algorithm , computer engineering , latency (audio) , telecommunications , mathematics , art , mathematical analysis , visual arts

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here