z-logo
open-access-imgOpen Access
LATENCY EFFICIENT MAPPING IN 3D MESH NOC INTERCONNECTION NETWORK ARCHITECTURE
Author(s) -
Neha Jain,
Mayank Patel
Publication year - 2017
Publication title -
international journal of advanced research in computer science
Language(s) - Uncategorized
Resource type - Journals
ISSN - 0976-5697
DOI - 10.26483/ijarcs.v8i7.4359
Subject(s) - computer science , latency (audio) , network on a chip , interconnection , architecture , computer architecture , embedded system , mesh networking , chip , computer network , distributed computing , telecommunications , art , wireless , visual arts

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here