z-logo
open-access-imgOpen Access
Overhead Interspersing of Redundancy Bits Reduction Algorithm by Enhanced Error Detection Correction Code
Author(s) -
Lean Karlo S. Tolentino,
Ira C. Valenzuela,
Ronnie O. Serfa Juan
Publication year - 2019
Publication title -
journal of engineering science and technology review
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.19
H-Index - 28
eISSN - 1791-9320
pISSN - 1791-2377
DOI - 10.25103/jestr.122.05
Subject(s) - checksum , cyclic redundancy check , computer science , error detection and correction , redundancy (engineering) , hamming code , hamming distance , algorithm , field programmable gate array , cyclic code , overhead (engineering) , forward error correction , computer hardware , decoding methods , linear code , block code , operating system

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom