z-logo
open-access-imgOpen Access
Estimation of Power and Delay in CMOS Circuits using Leakage Control Transistor
Author(s) -
Aylapogu Pramod Kumar,
B.L.V.S.S Aditya,
G. Sony,
Ch Lakshmi Prasanna,
A. Satish
Publication year - 2018
Publication title -
carpathian journal of electronic and computer engineering
Language(s) - English
Resource type - Journals
eISSN - 2343-8908
pISSN - 1844-9689
DOI - 10.2478/cjece-2018-0014
Subject(s) - leakage (economics) , cmos , transistor , electronic circuit , electrical engineering , electronic engineering , dissipation , integrated circuit , leakage power , very large scale integration , engineering , computer science , voltage , physics , economics , macroeconomics , thermodynamics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom