z-logo
open-access-imgOpen Access
Designing A New Reversible Adder/Subtractor Circuit for Low Power ALU Application
Author(s) -
R. Anitha Disha A. Tiwade Disha A. Tiwade
Publication year - 2019
Publication title -
international journal of semiconductor science and technology
Language(s) - English
Resource type - Journals
eISSN - 2278-9405
pISSN - 2250-1576
DOI - 10.24247/ijsstjun20192
Subject(s) - adder , subtractor , computer science , power (physics) , carry save adder , arithmetic , serial binary adder , parallel computing , physics , mathematics , telecommunications , latency (audio) , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom