Low Cost FPGA Implementation of RFIR Filter Based on a Radix-4 Algorithm
Author(s) -
Chetti Venkateswarlu,
T. Anil Kumar
Publication year - 2018
Publication title -
international journal of intelligent engineering and systems
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.187
H-Index - 15
eISSN - 2185-310X
pISSN - 1882-708X
DOI - 10.22266/ijies2018.1031.30
Subject(s) - virtex , computer science , field programmable gate array , lookup table , finite impulse response , computer hardware , digital signal processing , multiplication (music) , filter (signal processing) , accumulator (cryptography) , filter design , adder , algorithm , latency (audio) , mathematics , telecommunications , computer vision , combinatorics , programming language
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom