A PTL Based Full Adder Design using Cadence
Author(s) -
N J Priyadarshini
Publication year - 2020
Publication title -
international journal for research in applied science and engineering technology
Language(s) - English
Resource type - Journals
ISSN - 2321-9653
DOI - 10.22214/ijraset.2020.30853
Subject(s) - cadence , adder , computer science , telecommunications , electronic engineering , engineering , latency (audio)
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom