z-logo
open-access-imgOpen Access
Protograph LDPC Code Design For LS-MIMO 1-bit ADC Systems
Author(s) -
Hung N. Dang,
Thuy V. Nguyen
Publication year - 2021
Publication title -
rev journal on electronics and communications
Language(s) - English
Resource type - Journals
ISSN - 1859-378X
DOI - 10.21553/rev-jec.266
Subject(s) - low density parity check code , mimo , electronic engineering , computer science , converters , parity bit , coding gain , algorithm , decoding methods , electrical engineering , telecommunications , engineering , voltage , channel (broadcasting)
Recently, two emerging research topics are protograph low-density parity-check (P-LDPC) and large-scale multi-input multi-output (LS-MIMO) with low-resolution analog-to-digital (ADC) converters (LS-MIMO-LOW-ADC). In these directions, many research works have proposed 1-bit ADC as a good candidate for LS-MIMO systems in order to save both transmission power and circuit energy dissipation. However, we observed that previously reported P-LDPC codes might not have good performance for LS-MIMO systems with 1-bit ADC. Hence, we perform a re-design of the P-LDPC codes for the above systems in this paper. The new codes demonstrate a good coding gain from 0:3 dB at rate 1/2 to 0:5 dB at rate 2/3 in different LS-MIMO configurations with 1-bit ADC.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom