z-logo
open-access-imgOpen Access
HSTL and HSUL I/O Standard Based Energy-Efficient Control Unit Circuit Design on FPGA
Author(s) -
Keshav Kumar,
Pushpanjali Pandey
Publication year - 2019
Publication title -
gyancity journal of electronics and computer science
Language(s) - English
Resource type - Journals
ISSN - 2446-2918
DOI - 10.21058/gjecs.2019.42003
Subject(s) - field programmable gate array , unit (ring theory) , computer science , control unit , control (management) , arithmetic , embedded system , parallel computing , computer architecture , computer hardware , mathematics , artificial intelligence , mathematics education

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom