z-logo
Premium
P‐195L: Late‐News Poster : A High Resolution LTPS AMLCD with Integrated 8‐bit DAC
Author(s) -
Hashimoto Kazuyuki,
Matsuki Fumirou,
Yamashita Keitaro,
Sano Keiichi,
Lin WeiCheng,
Ayres J. Richard,
Edwards Martin
Publication year - 2007
Publication title -
sid symposium digest of technical papers
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.351
H-Index - 44
eISSN - 2168-0159
pISSN - 0097-966X
DOI - 10.1889/1.2785284
Subject(s) - capacitor , resistor , high resolution , computer science , computer hardware , engineering , electrical engineering , voltage , remote sensing , geography
A 222 dpi LTPS AMLCD with integrated 8‐bit DACs for reduced system cost is described. The architecture is based on a 2‐stage resistor‐capacitor DAC with a 2‐way interleaved architecture that is well suited to high‐resolution LTPS displays. We have confirmed images with high uniformity on a 1.8 inch QVGA display.

This content is not available in your region!

Continue researching here.

Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom