z-logo
open-access-imgOpen Access
A Simple Transistors Width Adjustment Method on CMOS Transmission Gate Switch to Reduce Hold Error of S/H Circuit
Author(s) -
Agung Setia Budi,
Hiroki Tamura,
Koichi Tanno
Publication year - 2018
Publication title -
international journal on advanced science engineering and information technology
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.216
H-Index - 22
eISSN - 2460-6952
pISSN - 2088-5334
DOI - 10.18517/ijaseit.8.3.4329
Subject(s) - pmos logic , cmos , electronic circuit , transistor , electronic engineering , electrical engineering , rl circuit , equivalent circuit , computer science , voltage , engineering , power factor , constant power circuit

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom