Open AccessThe Root Tile Design for Level 1 Cache for Non Uniform Architecture
Author(s) -
Manjudevi Suma Sannamani
Publication year - 2021
Publication title -
türk bilgisayar ve matematik eğitimi dergisi
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.218
H-Index - 3
ISSN - 1309-4653
DOI - 10.17762/turcomat.v12i6.5707
Subject(s) - cache , computer science , parallel computing , smart cache , latency (audio) , cache algorithms , architecture , tile , cache invalidation , root (linguistics) , embedded system , cpu cache , operating system , computer architecture , art , telecommunications , linguistics , philosophy , visual arts
NUCA has become solution for wire delay problems, where wire delay problems increases on chip latency in multiprocessor system. Non uniform architecture is used for cache memory. Here cache is divided into tiles ,each tiled cache is accessed with different latency. Hence it is called non uniform. Access data defines search algorithm across architecture. This paper involves design of root tiles which accepts request from processor and forward request to child cache tiles. Here we have used Xilinx simulation tool to analyze the performance.