Open AccessDesign and Implementation of the Turbo Encoder by using Magnitude Comparator in IVS Chip
Author(s) -
Kesari Ananda Samhitha,
Y. David Solomon Raju
Publication year - 2021
Publication title -
türk bilgisayar ve matematik eğitimi dergisi
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.218
H-Index - 3
ISSN - 1309-4653
DOI - 10.17762/turcomat.v12i6.2692
Subject(s) - encoder , computer science , comparator , turbo , verilog , turbo code , field programmable gate array , chip , power (physics) , computer hardware , embedded system , computer architecture , parallel computing , algorithm , electrical engineering , engineering , decoding methods , telecommunications , physics , quantum mechanics , voltage , automotive engineering , operating system
This research studies the concept and application of the Turbo_encoder to be an integrated module in the In-Vehicle Device (IVS) embedded module by using the magnitude comparator. To create the Turbo_encoder Module, the complex PLDS are used. The variants of series and parallel Turbo_encoders are discussed. It is shown that proportional to chip size processing time also increased in the Turbo_encoder parallel computing variant system. The magnitude comparator with parallel computing variant system is implemented in this project. The usage of proposed logic resulted in efficient area and power usage. The architecture construction using Verilog HDL and implementation and simulation are executed in the Xilinx-ise tool. To incorporate the built module, Xilinx Vertex Low Power is used. The Turbo_encoder module on a single programmable computer is planned to be part of the IVS chip.