z-logo
open-access-imgOpen Access
Design of Low Power SRAM using Hierarchical Divided Bit-line Approach in 180-nm Technology
Author(s) -
Mohammed Sayeeduddin Habeeb,
Mohd Salahuddin
Publication year - 2016
Publication title -
international journal of engineering research and
Language(s) - English
Resource type - Journals
ISSN - 2278-0181
DOI - 10.17577/ijertv5is020152
Subject(s) - bit (key) , static random access memory , line (geometry) , power (physics) , computer science , electronic engineering , electrical engineering , mathematics , engineering , computer hardware , physics , computer network , geometry , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom