z-logo
open-access-imgOpen Access
Implementation of High Speed Viterbi Decoder using FPGA
Author(s) -
Amruta J Mandwale,
Altaf O Mulani
Publication year - 2016
Publication title -
international journal of engineering research and
Language(s) - English
Resource type - Journals
ISSN - 2278-0181
DOI - 10.17577/ijertv5is020074
Subject(s) - viterbi decoder , field programmable gate array , computer science , soft output viterbi algorithm , soft decision decoder , viterbi algorithm , decoding methods , parallel computing , computer hardware , embedded system , algorithm , sequential decoding , block code

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom