
Low Complexity Digit Serial Multiplier for Finite Field using Redundant Basis
Author(s) -
Jyothi Leonore Dake,
Sudheer Kumar Terlapu
Publication year - 2016
Publication title -
indian journal of science and technology
Language(s) - English
Resource type - Journals
eISSN - 0974-6846
pISSN - 0974-5645
DOI - 10.17485/ijst/2016/v9is1/107902
Subject(s) - finite field , computer science , multiplier (economics) , verilog , cryptography , arithmetic , normal basis , basis (linear algebra) , finite field arithmetic , numerical digit , computer hardware , algorithm , field programmable gate array , mathematics , galois theory , discrete mathematics , economics , macroeconomics , geometry