z-logo
open-access-imgOpen Access
Efficient Bit-Parallel Systolic Polynomial Basis Multiplier over GF(28) based on Irreducible Polynomials
Author(s) -
Sudha Ellison Mathe,
Lakshmi Boppana
Publication year - 2016
Publication title -
indian journal of science and technology
Language(s) - English
Resource type - Journals
eISSN - 0974-6846
pISSN - 0974-5645
DOI - 10.17485/ijst/2016/v9is1/107827
Subject(s) - multiplier (economics) , galois theory , polynomial basis , finite field , cryptography , field programmable gate array , normal basis , multiplication (music) , mathematics , arithmetic , advanced encryption standard , gf(2) , systolic array , modular arithmetic , irreducible polynomial , computer science , encryption , polynomial , algorithm , discrete mathematics , very large scale integration , computer hardware , embedded system , combinatorics , economics , macroeconomics , mathematical analysis , operating system , matrix polynomial

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here