z-logo
open-access-imgOpen Access
A Neoteric FPGA Architecture with Memristor based Interconnects for Efficient Power Consumption
Author(s) -
A. Karthikeyan,
J. Arunarasi,
A. Arul Mary
Publication year - 2016
Publication title -
indian journal of science and technology
Language(s) - English
Resource type - Journals
eISSN - 0974-6846
pISSN - 0974-5645
DOI - 10.17485/ijst/2016/v9i5/87151
Subject(s) - field programmable gate array , static random access memory , memristor , computer science , reduction (mathematics) , embedded system , routing (electronic design automation) , cmos , critical path method , power (physics) , dynamic demand , energy consumption , electronic engineering , computer hardware , electrical engineering , engineering , mathematics , physics , geometry , systems engineering , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here