
Reversible SSG Gate for Implementing Parity Checker Generator and Magnitude Comparator
Author(s) -
S. S. Gayathri,
R. Dayana,
P. Malarvezhi
Publication year - 2016
Publication title -
indian journal of science and technology
Language(s) - English
Resource type - Journals
eISSN - 0974-6846
pISSN - 0974-5645
DOI - 10.17485/ijst/2016/v9i20/86890
Subject(s) - toffoli gate , comparator , xnor gate , computer science , logic gate , xor gate , or gate , nor gate , nand gate , electronic circuit , and gate , algorithm , electronic engineering , arithmetic , mathematics , electrical engineering , physics , engineering , voltage , quantum gate , quantum mechanics , quantum algorithm , quantum