z-logo
open-access-imgOpen Access
VLSI Implementation of Area-Efficient and Low Power OFDM Transmitter and Receiver
Author(s) -
D. Kalaivani,
S. Karthikeyen
Publication year - 2015
Publication title -
indian journal of science and technology
Language(s) - English
Resource type - Journals
eISSN - 0974-6846
pISSN - 0974-5645
DOI - 10.17485/ijst/2015/v8i18/63062
Subject(s) - field programmable gate array , fast fourier transform , computer science , orthogonal frequency division multiplexing , transmitter , very large scale integration , wireless , gate array , embedded system , computer hardware , telecommunications , channel (broadcasting) , algorithm

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here