z-logo
open-access-imgOpen Access
Design of Efficient adder Circuits in Sub Threshold Region
Author(s) -
J. Angela Shajini,
J. Thilagavathy
Publication year - 2017
Publication title -
ijireeice
Language(s) - English
Resource type - Journals
eISSN - 2321-5526
pISSN - 2321-2004
DOI - 10.17148/ijireeice.2017.5518
Subject(s) - adder , electronic circuit , computer science , electronic engineering , electrical engineering , engineering , telecommunications , latency (audio)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom