
Design of Low-Power Reversible Carry Select Adder using D-Latch
Author(s) -
Chaluvadi Prasanth,
Mante Anil,
Kolla Sahithi,
K. Vijay Raviteja
Publication year - 2017
Publication title -
international journal of innovative research in electrical, electronics, instrumentation and control engineering
Language(s) - English
Resource type - Journals
eISSN - 2321-5526
pISSN - 2321-2004
DOI - 10.17148/ijireeice.2017.5410
Subject(s) - adder , carry (investment) , power (physics) , carry save adder , serial binary adder , computer science , arithmetic , electrical engineering , mathematics , engineering , physics , telecommunications , business , thermodynamics , finance , latency (audio)