z-logo
open-access-imgOpen Access
Review of High Speed 32-bit Single Precision Floating Point Complex Multiplier using Vedic Mathematics
Author(s) -
Miss. Ashwini B. Kewate,
Prof. P.R. Indurkar,
Prof. A.W. Hinganikar
Publication year - 2016
Publication title -
ijireeice
Language(s) - English
Resource type - Journals
eISSN - 2321-5526
pISSN - 2321-2004
DOI - 10.17148/ijireeice.2016.4207
Subject(s) - multiplier (economics) , arithmetic , bit (key) , single precision floating point format , computer science , floating point , mathematics , algorithm , computer security , economics , macroeconomics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom