z-logo
open-access-imgOpen Access
Efficient FPGA Implementation of Variable precision floating point Arithmetic using VHDL Language
Author(s) -
Vinod M. Kapse
Publication year - 2015
Publication title -
ijireeice
Language(s) - English
Resource type - Journals
eISSN - 2321-5526
pISSN - 2321-2004
DOI - 10.17148/ijireeice.2015.3346
Subject(s) - vhdl , field programmable gate array , arithmetic , computer science , variable (mathematics) , double precision floating point format , floating point , point (geometry) , single precision floating point format , arbitrary precision arithmetic , parallel computing , computer hardware , programming language , mathematics , mathematical analysis , geometry

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom