z-logo
open-access-imgOpen Access
A 16X16 High Speed Vedic Multiplier for Area and Power Reduction
Author(s) -
Muruganantham Mr.T.,
N. Nagarajan,
Syed Husain Mr.S.
Publication year - 2019
Publication title -
ijarcce
Language(s) - English
Resource type - Journals
eISSN - 2319-5940
pISSN - 2278-1021
DOI - 10.17148/ijarcce.2019.8609
Subject(s) - multiplier (economics) , reduction (mathematics) , arithmetic , mathematics , computer science , economics , geometry , keynesian economics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom