z-logo
open-access-imgOpen Access
An Efficient Implementation of Carry Select Adder with Low Power and Area Efficient Characteristics
Author(s) -
BOKAM KRISHNAVENI,
P. SAROJA
Publication year - 2014
Publication title -
ijarcce
Language(s) - English
Resource type - Journals
eISSN - 2319-5940
pISSN - 2278-1021
DOI - 10.17148/ijarcce.2014.31158
Subject(s) - adder , carry (investment) , computer science , power (physics) , carry save adder , arithmetic , mathematics , telecommunications , business , physics , finance , quantum mechanics , latency (audio)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom