z-logo
open-access-imgOpen Access
Design of Boostable Repeater for VLSI Interconnects
Author(s) -
C. Venkataiah,
V. N. V. Satya Prakash,
V. NEERAJA
Publication year - 2014
Publication title -
ijarcce
Language(s) - English
Resource type - Journals
eISSN - 2319-5940
pISSN - 2278-1021
DOI - 10.17148/ijarcce.2014.31110
Subject(s) - very large scale integration , repeater (horology) , computer science , electronic engineering , computer architecture , engineering , embedded system , artificial intelligence , encoding (memory)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom