z-logo
open-access-imgOpen Access
Optimized area-delay and power efficient carry select adder
Author(s) -
MR. MOOSAIRSHAD KP,
MRS. M. MEENAKUMARI,
M Sharmila
Publication year - 2014
Publication title -
iarjset
Language(s) - English
Resource type - Journals
eISSN - 2394-1588
pISSN - 2393-8021
DOI - 10.17148/iarjset.2014.1407
Subject(s) - adder , carry (investment) , carry save adder , power (physics) , computer science , arithmetic , serial binary adder , mathematics , telecommunications , economics , latency (audio) , physics , finance , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom