z-logo
open-access-imgOpen Access
Reconfigurable and Resource Efficient Implementation of a Parallel FFT Core in FPGA
Author(s) -
Dursun Baran
Publication year - 2021
Publication title -
sakarya university journal of science
Language(s) - English
Resource type - Journals
eISSN - 2147-835X
pISSN - 1301-4048
DOI - 10.16984/saufenbilder.877453
Subject(s) - field programmable gate array , computer science , fast fourier transform , throughput , embedded system , resource (disambiguation) , computer architecture , reconfigurable computing , computer hardware , parallel computing , operating system , algorithm , computer network , wireless

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom