z-logo
open-access-imgOpen Access
CMOL/CMOS Hardware Architectures and Performance/price for Bayesian Memory - The Building Block of Intelligent Systems
Author(s) -
Mazad Zaveri
Publication year - 2022
Language(s) - English
Resource type - Dissertations/theses
DOI - 10.15760/etd.7869
Subject(s) - cmos , block (permutation group theory) , transistor , resistive random access memory , computer science , computer architecture , moore's law , scaling , scalability , electronic engineering , electrical engineering , engineering , voltage , mathematics , geometry , database

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here