z-logo
open-access-imgOpen Access
Design of Energy Efficient Low Power Full Adder using Supply Voltage Gating
Author(s) -
hini,
T.G. Dhaarani,
P.Kokila,
P. Premkumar
Publication year - 2014
Publication title -
international journal of advanced research in electrical, electronics and instrumentation engineering
Language(s) - English
Resource type - Journals
eISSN - 2320-3765
pISSN - 2278-8875
DOI - 10.15662/ijareeie.2014.0312025
Subject(s) - power gating , adder , power (physics) , gating , voltage , electrical engineering , computer science , electronic engineering , engineering , physics , transistor , medicine , cmos , quantum mechanics , physiology

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here