z-logo
open-access-imgOpen Access
AN EFFICIENT DESIGN OF LATCHES FOR MULTI-CLOCK MULTI-MICROCONTROLLER SYSTEM ON CHIP FOR BUS SYNCHRONIZATION
Author(s) -
Anoop Kumar Vishwakarma
Publication year - 2015
Publication title -
international journal of research in engineering and technology
Language(s) - English
Resource type - Journals
eISSN - 2321-7308
pISSN - 2319-1163
DOI - 10.15623/ijret.2015.0409034
Subject(s) - microcontroller , embedded system , chip , synchronization (alternating current) , computer science , clock synchronization , system on a chip , computer hardware , telecommunications , channel (broadcasting)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here